Independently Published

ASIC Design ENGINEERING: Digital Architecture RTL Verification Synthesis Physical Timing and Chip Implementation

Name: ASIC Design ENGINEERING: Digital Architecture RTL Verification Synthesis Physical Timing and Chip Implementation
Brand: Independently Published
SKU: c59f81d1d545438cf787aafa5431d855

1/1

Imagen de ASIC Design ENGINEERING: Digital Architecture RTL Verification Synthesis Physical Timing and Chip Implementation

Amazon Marketplace

Precios a partir de

11,56

Destacado

	11,56 €	Ver oferta
	11,56 €	Ver oferta
COMPARAR TODAS LAS TIENDAS WEB (2)

Descripción

ASIC Design ENGINEERING: Digital Architecture RTL Verification Synthesis Physical Timing and Chip Implementation

Comparar tiendas web (2)

Shop

Precio

11,56 €

Ver oferta

11,56 €

Ver oferta

Descripción (0)

ASIC Design ENGINEERING: Digital Architecture RTL Verification Synthesis Physical Timing and Chip Implementation

Especificaciones del producto

Marca	Independently Published
EAN	9798194141203

LEARNCORP

RTL to GDSII: A Complete Guide ASIC Design and Physical Implementation

17,31 €

Comparar 2 tiendas 2 tiendas

Independently Published

CHIP Design and Verification ENGINEERING: RTL SystemVerilog FPGA Prototyping Digital Logic Semiconductor Development

12,57 €

Comparar 2 tiendas 2 tiendas

Independently Published

Modern Digital Design Engineering: From Boolean Logic to SystemVerilog, FPGA Implementation, Verification, and Timing

90,06 €

Comparar 2 tiendas 2 tiendas

Independently Published

Modern Digital Design Engineering: From Boolean Logic to SystemVerilog, FPGA Implementation, Verification, and Timing

117,08 €

Comparar 2 tiendas 2 tiendas

Popular ahora

Categorías

Categorías populares

Marcas

Vendedores

Categorías populares

ASIC Design ENGINEERING: Digital Architecture RTL Verification Synthesis Physical Timing and Chip Implementation

Descripción

Especificaciones del producto