RTL Modeling with SystemVerilog for Simulation and Synthesis: Using ASIC FPGA Design

SystemVerilog for Hardware Description: RTL Design and Verification

CIRCUITON Digital System MODELING: Hardware Abstraction Techniques for Simulation Verification and Synthesis...

The FPGA Programming Handbook: An essential guide to design for transforming ideas...

Logic Design and Verification Using SystemVerilog (Revised)