Dual Harness Verification Architecture: Using UVM and C++ Methodologies

Software Architecture by Example: Using C# and .NET

Logic Design and Verification Using SystemVerilog (Revised)

An introduction to Universal Verification Methodology (UVM)

The VLSI Verification Interview Handbook: SystemVerilog, UVM, AMBA and Modern SoC Design