Logic Design and Verification Using SystemVerilog (Revised)

Name: Logic Design and Verification Using SystemVerilog (Revised)
Brand: CREATESPACE
SKU: 9ffef8008a3efb3e727a5c190bb0a319

1/1

Precios a partir de

62,28

Destacado

	62,28 €	Ver oferta
	62,28 €	Ver oferta

Descripción

Amazon Páginas: 336, Edición: Revised, Tapa blanda, CreateSpace Independent Publishing Platform

Comparar tiendas web (2)

Shop

Precio

62,28 €

Ver oferta

62,28 €

Ver oferta

Descripción (1)

Páginas: 336, Edición: Revised, Tapa blanda, CreateSpace Independent Publishing Platform

Marca	CREATESPACE
EAN	9781523364022

Precios actualizados por última vez el: 04-06-2026, 04:12

Springer

SystemVerilog for Hardware Description: RTL Design and Verification

Independently Published

SystemVerilog Assertions Handbook Revised 4 th edition 2023: … for Dynamic and Formal Verification

Independently Published

The VLSI Verification Interview Handbook: SystemVerilog, UVM, AMBA and Modern SoC Design

LAP LAMBERT Academic Publishing

Design and Verification of ALU Using Verilog Python Cocotb

Elección Destacada

62,28 €

Ver oferta