Next Level Testbenches: Design Patterns in SystemVerilog and UVM

The VLSI Verification Interview Handbook: SystemVerilog, UVM, AMBA and Modern SoC Design

Logic Design and Verification Using SystemVerilog (Revised)

API Design: A Pro Level Guide to Architectural Patterns and System Design

SystemVerilog for Hardware Description: RTL Design and Verification