STATIC Timing ANALYSIS FOR VLSI DESIGN: Constraints, Path Analysis, Clock Domains, Closure, and Sign-Off (VLSI Design & Semiconductor Engineering)

Precios a partir de
14,34

Enlaces patrocinados

COMPARAR TODAS LAS TIENDAS WEB (2)

Descripción

STATIC Timing ANALYSIS FOR VLSI DESIGN: Constraints, Path Analysis, Clock Domains, Closure, and Sign-Off (VLSI Design & Semiconductor Engineering)

Description Descripción
Product Specifications Especificaciones del producto
Resultados relacionados Resultados relacionados
Next
Previous

Comparar tiendas web (2)

Enlaces patrocinados · Algunas tiendas nos pagan una remuneración

Ordenar por:

14,34 €

14,34 €

Descripción (0)

STATIC Timing ANALYSIS FOR VLSI DESIGN: Constraints, Path Analysis, Clock Domains, Closure, and Sign-Off (VLSI Design & Semiconductor Engineering)

Especificaciones del producto

Marca Independently Published
EAN
  • 9798194562077

Independently Published

VLSI Logic SYNTHESIS: RTL-to-Gate-Level Design, Optimization, Technology Mapping, Timing Constraints, and Power-Aware...

14,50 €
Comparar 2 tiendas 2 tiendas

Independently Published

VLSI PHYSICAL DESIGN: Floorplanning Placement Routing Clock Tree Synthesis Power Planning and...

19,03 €
Comparar 2 tiendas 2 tiendas

Independently Published

VLSI Design VERIFICATION: Functional Verification, Simulation, Assertions, Coverage, Debugging, and Verification Methodologies...

14,50 €
Comparar 2 tiendas 2 tiendas

Independently Published

Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling,...

14,50 €
Comparar 2 tiendas 2 tiendas
Elección Destacada
14,34 €
Ver oferta