Independently Published

VLSI Logic SYNTHESIS: RTL-to-Gate-Level Design, Optimization, Technology Mapping, Timing Constraints, and Power-Aware Synthesis (VLSI Design & Semiconductor Engineering)

Name: VLSI Logic SYNTHESIS: RTL-to-Gate-Level Design, Optimization, Technology Mapping, Timing Constraints, and Power-Aware Synthesis (VLSI Design & Semiconductor Engineering)
Brand: Independently Published
SKU: 2984567e43226ecf38467d4aa4d1a8c4

1/1

Imagen de VLSI Logic SYNTHESIS: RTL-to-Gate-Level Design, Optimization, Technology Mapping, Timing Constraints, and Power-Aware Synthesis (VLSI Design & Semiconductor Engineering)

Amazon Marketplace

Precios a partir de

12,48

Destacado

	12,48 €	Ver oferta
	12,48 €	Ver oferta
COMPARAR TODAS LAS TIENDAS WEB (2)

Descripción

VLSI Logic SYNTHESIS: RTL-to-Gate-Level Design, Optimization, Technology Mapping, Timing Constraints, and Power-Aware Synthesis (VLSI Design & Semiconductor Engineering)

Comparar tiendas web (2)

Shop

Precio

12,48 €

Ver oferta

12,48 €

Ver oferta

Descripción (0)

VLSI Logic SYNTHESIS: RTL-to-Gate-Level Design, Optimization, Technology Mapping, Timing Constraints, and Power-Aware Synthesis (VLSI Design & Semiconductor Engineering)

Especificaciones del producto

Marca	Independently Published
EAN	9798194776740

Independently Published

VLSI PHYSICAL DESIGN: Floorplanning Placement Routing Clock Tree Synthesis Power Planning and...

17,95 €

Comparar 2 tiendas 2 tiendas

Independently Published

STATIC Timing ANALYSIS FOR VLSI DESIGN: Constraints, Path Analysis, Clock Domains, Closure,...

12,46 €

Comparar 2 tiendas 2 tiendas

Independently Published

Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling,...

12,52 €

Comparar 2 tiendas 2 tiendas

Independently Published

ADVANCED CMOS TECHNOLOGY: FinFETs, Gate-All-Around Transistors, Nanosheets, Process Scaling, Device Challenges, and...

13,41 €

Más información Más info

Popular ahora

Categorías

Categorías populares

Marcas

Vendedores

Categorías populares

VLSI Logic SYNTHESIS: RTL-to-Gate-Level Design, Optimization, Technology Mapping, Timing Constraints, and Power-Aware Synthesis (VLSI Design & Semiconductor Engineering)

Descripción

Especificaciones del producto