Independently Published

Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling, Test Compression, and Optimization (VLSI & Semiconductor Engineering)

Name: Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling, Test Compression, and Optimization (VLSI & Semiconductor Engineering)
Brand: Independently Published
SKU: c7a417194802290f8fed9463d3bbb816

1/1

Imagen de Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling, Test Compression, and Optimization (VLSI & Semiconductor Engineering)

Amazon

Precios a partir de

14,50

Enlaces patrocinados

	14,50 €	Ver oferta
	14,50 €	Ver oferta
COMPARAR TODAS LAS TIENDAS WEB (2)

Descripción

Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling, Test Compression, and Optimization (VLSI & Semiconductor Engineering)

Comparar tiendas web (2)

Enlaces patrocinados · Algunas tiendas nos pagan una remuneración

Ordenar por:

14,50 €

Descripción (0)

Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling, Test Compression, and Optimization (VLSI & Semiconductor Engineering)